Hi,
hope this forum is the right place for this. Over a couple of weekends I've created a basic core for the following "semi-home-brew" computer system from the 80s/90s (unfortunately largely in German language):
http://www.ndr-nkc.de/
It was tailored to an educational introduction of basic IT technology from that time and uses a modular concept, where different IO cards, processors etc. could be joined over a parallel bus backplane.
So far I've come to a minmum viable solution, consisting of the T80 CPU, keyboard adapter and graphic card (it uses the EF9366 graphic processor, the implementation of which I consider the main contribution). Time allowing, I'd like to add a few more cards and maybe also get CP/M or 68k option up and running.
If there is interest in including this core into the project, I'd be happy to clean up my code.
Best Regards,
Oliver
P.S: Thanks to all the contributors to this great project and FPGA framework! Had many hours of fun with it.
Interest in "new" Core?
- aberu
- Core Developer
- Posts: 1199
- Joined: Tue Jun 09, 2020 8:34 pm
- Location: Longmont, CO
- Has thanked: 248 times
- Been thanked: 414 times
- Contact:
Re: Interest in "new" Core?
There is a similar kind of project that is already officially part of the project. I don't know about the level of interest, just saying.
https://github.com/MiSTer-devel/MultiComp_MiSTer
http://searle.x10host.com/Multicomp/index.html
https://github.com/MiSTer-devel/MultiComp_MiSTer
http://searle.x10host.com/Multicomp/index.html
birdybro~
Re: Interest in "new" Core?
Hi,
thanks for the Feedback! My impression is that it's not the core the world has been waiting for![Very Happy :D](./images/smilies/icon_e_biggrin.gif)
Anyway, I'll take up the suggestion and look whether it makes sense to integrate it into the MultiComp code.
Best Regards,
Oliver
P.S: Once I've honed my Verilog skills, I'll be back with more exciting stuff ...![Wink ;-)](./images/smilies/icon_e_wink.gif)
thanks for the Feedback! My impression is that it's not the core the world has been waiting for
![Very Happy :D](./images/smilies/icon_e_biggrin.gif)
Anyway, I'll take up the suggestion and look whether it makes sense to integrate it into the MultiComp code.
Best Regards,
Oliver
P.S: Once I've honed my Verilog skills, I'll be back with more exciting stuff ...
![Wink ;-)](./images/smilies/icon_e_wink.gif)
- aberu
- Core Developer
- Posts: 1199
- Joined: Tue Jun 09, 2020 8:34 pm
- Location: Longmont, CO
- Has thanked: 248 times
- Been thanked: 414 times
- Contact:
Re: Interest in "new" Core?
Oh sorry. I didn't mean there wasn't any interest and didn't mean you should add it into an existing one. Was just showing one similar. Don't be discouraged, sorry heheh.
birdybro~
-
- Posts: 53
- Joined: Mon Jun 01, 2020 3:19 am
- Has thanked: 14 times
- Been thanked: 1 time
Re: Interest in "new" Core?
I like CP/M machines and surely others do.
If you build the core the users will come.
If you build the core the users will come.