Looking at how RAM, ROM and peripherals are addressed by the 6502 in our core and then review of the Verilog for the MiSTer. Finally we launch the actual core for the first time.
MiSTer Core Dev Episode 13: Addressing
- MISTerMark
- Posts: 13
- Joined: Thu Sep 17, 2020 3:28 pm
- Has thanked: 1 time
- Been thanked: 3 times
-
- Core Developer
- Posts: 93
- Joined: Mon May 25, 2020 12:18 am
- Has thanked: 43 times
- Been thanked: 84 times
Re: MiSTer Core Dev Episode 13: Addressing
@Alkadian,
Thanks!! At the beginning of the week I was getting way more subscribers than typical, so I thought something was up. I did a search and found that Hackaday article. Great to have the coverage! We're close to getting a working core, just minus the sound for now. So that's going to be fun trying to implement that.
Thanks!! At the beginning of the week I was getting way more subscribers than typical, so I thought something was up. I did a search and found that Hackaday article. Great to have the coverage! We're close to getting a working core, just minus the sound for now. So that's going to be fun trying to implement that.
- Alkadian
- Top Contributor
- Posts: 728
- Joined: Thu May 28, 2020 9:55 am
- Has thanked: 294 times
- Been thanked: 119 times
Re: MiSTer Core Dev Episode 13: Addressing
Cool! Looking forward to the next episodes and keep up the great job!nico24 wrote: ↑Sat May 14, 2022 2:19 pm @Alkadian,
Thanks!! At the beginning of the week I was getting way more subscribers than typical, so I thought something was up. I did a search and found that Hackaday article. Great to have the coverage! We're close to getting a working core, just minus the sound for now. So that's going to be fun trying to implement that.