MiSTer Core Dev Episode 12: Display + CPU
Posted: Mon Apr 25, 2022 4:07 am
Looking at how contested VRAM access is handled between display and CPU circuitry in hardware and then in Verilog for the MiSTer. I put the logic analyzer on the circuit to see what's going on.